Database/Control plane, storage & DevOps
AMD Zen 2, Zen 3 and Zen 4 platforms with DDR4 (7/10 Zen 2 and 6/10 Zen 3 devices flipped) and DDR5 (1/10 devices)
Impact
Removes the 'we run EPYC, Rowhammer research is all Intel' excuse. ETH Zurich reverse-engineered AMD's DRAM address mapping and got bit flips on Zen 2/3/4, then demonstrated the standard exploit chain - page-table manipulation, RSA key corruption and sudo privilege escalation. It is also the first public DDR5 bit flip on a commodity system. For a GPU cloud this matters because EPYC is the host CPU under most HGX and 8-way GPU nodes: the box holding your control plane, your tenant credentials and every tenant's data on its way to the GPUs is hammerable from a guest.
Who can reach it
Unprivileged local code on an AMD Zen 2/3/4 host sharing DRAM with the victim. A container tenant or VM on the CPU side of a GPU node is sufficient; no GPU access needed.
What to do
No vendor patch. The DDR4 case is the same non-answer as TRRespass and Blacksmith: refresh-rate increase where BIOS exposes it, or do not co-tenant behind one memory controller. The DDR5 result is a single device out of ten, so DDR5 EPYC platforms are better but not clear. Before you argue you are safe, run the published ZenHammer fuzzer against a sample of your own DIMM SKUs - vendor and date code determine your exposure far more than the CPU does, and this is the cheapest ground truth available.
References
Related entries
- AMD Zen 3 / Zen 4 - new exploitation method for SRSO (CVE-2023-20569): Google's security team demonstrated a new way toNCVD-2025-001-amd-zen-3-zen-4-new-exploitation · AMD Zen 3 / Zen 4 - new exploitation method for SRSO (CVE-2023-20569)Unscored
- AMD confidential computing - DDR5 memory bus interposition against TEEs: Compromising trusted execution environments byNCVD-2025-006-amd-confidential-computing-ddr5 · AMD confidential computing - DDR5 memory bus interposition against TEEsUnscored
- DMTF libspdm (GET_MEASUREMENT_EXTENSION_LOG offset/length wrap): Wrapping addition of the Offset and Length fieldsNCVD-2026-001-dmtf-libspdm-get-measurement-ext · DMTF libspdm (GET_MEASUREMENT_EXTENSION_LOG offset/length wrap)Unscored
- Linux Safe RET SRSO mitigation on AMD Zen 1-Zen 4 - interrupt-induced weakening: An attacker executing code on theNCVD-2026-001-linux-safe-ret-srso-mitigation-o · Linux Safe RET SRSO mitigation on AMD Zen 1-Zen 4 - interrupt-induced weakeningUnscored
- DMTF libspdm (cryptlib_mbedtls CSR generation, stack overflow): An over-long Common Name in a GET_CSR request writesNCVD-2026-002-dmtf-libspdm-cryptlib-mbedtls-cs · DMTF libspdm (cryptlib_mbedtls CSR generation, stack overflow)Unscored
- AMD - REP-string execution unit scheduler contention side channel: A newer variant of the SQUIP scheduler-contentionNCVD-2026-003-amd-rep-string-execution-unit-sc · AMD - REP-string execution unit scheduler contention side channelUnscored
This entry is curated: imported from vendor advisories with machine assistance, not yet individually verified. Confirm against your vendor's advisory before acting, and report anything wrong.